Digital Verification Lead

Analog Devices · Singapore, Kallang

onsitefull-time6-10 years

posted 6 Aug

Sign in to apply

About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X . Digital Verification Lead (Singapore) Description: We are seeking an experienced and results-driven Verification Lead to lead verification execution for cutting-edge Optical Control ICs targeting AI datacenter and cloud infrastructure applications. In this role, you will own verification strategy, execution, and delivery across block, chip, and system levels. You will lead a team of verification engineers, drive project schedules and quality milestones, and work closely with digital design, analog/mixed-signal, firmware, and system teams to achieve first-pass silicon success. This position requires a strong balance of hands-on technical expertise, team leadership, and project ownership, and plays a critical role in overall product success. Key Responsibilities: Verification Leadership & Strategy Define and own end-to-end verification strategy for optical controller ICs, from architecture phase through tape-out and post-silicon support. Lead verification planning, including scope definition, coverage strategy, assertion plan, and sign-off criteria. Drive adoption of coverage-driven verification methodologies to ensure completeness and quality. Act as the verification authority for key technical and quality decisions. Own verification execution for one or more projects, including schedule planning, milestone tracking, risk assessment, and mitigation. Serve as the primary verification interface to project/program management, aligning verification goals with overall project timelines. Proactively identify integration and system-level risks, driving early resolution across teams. Ensure verification deliverables are met with high quality and on schedule, supporting tape-out readiness. People & Team Management Lead, mentor, and develop a high-performing verification team, providing technical guidance and career development support. Allocate resources effectively, prioritize tasks, and balance workload across projects and critical paths. Support hiring, onboarding, and team capability growth to meet both immediate project and long-term roadmap needs. Foster a culture of ownership, accountability, collaboration, and continuous improvement within the verification team. Hands-On Technical Contribution Architect, review, and guide development of C/UVM-based verification environments at block and chip levels. Participate in debug and root-cause analysis of complex functional, integration, and system issues. Review verification environments, sequences, assertions, and coverage results to ensure technical correctness and robustness. Support post-silicon validation and bring-up, working with system, firmware, and applications teams. Requirements: B.S., M.S., or Ph.D. degree in Electrical Engineering, Computer Engineering, or related fields. 8+ years of experience in digital verification of complex SoCs, with demonstrated ownership of major subsystems or full-chip verification. Strong expertise in SystemVerilog and UVM, including environment architecture, sequences, scoreboards, assertions, and coverage. Solid experience with functional coverage, code coverage, and verification sign-off. Proven experience leading verification projects and/or managing engineers, including schedule ownership and cross-team coordination. Familiarity with AMBA protocols (AXI, AHB, APB) and processor‑based SoC verification. Experience with mixed-signal verification and inte